Abstruct-A new extraction algorithm for the metallurgical channel length of conventional and LDD MOSFET's is presented, which is based on the well-known resistance method with performing a special technique to eliminate the uncertainty of the channel length as well as to reduce the influence of the parasitic source/drain resistance on threshold-voltage determination. l n particular, the metallurgical channel length is determined from a wide range of gate-voltage-dependent effective channel length at an adequate gate overdrive. The 2-D numerical analysis clearly show that the adequate gate overdrive is strongly dependent on the dopant concentration in the source/drain region. Therefore, an analytic equation is derived to determine the adequate gate overdrive for various source/drain and channel doping. It shows that higher and lower gate overdrives are needed to accurately determine the metallurgical channel length of conventional and LDD MOSFET devices, respectively. It is the first time that we can give a correct gate overdrive to extract Lmet not only for conventional devices but also for LDD MOS devices. Besides, the parasitic source/drain resistance can also be extracted using our new extraction algorithm.
A New Extraction Algorithm for the Metallurgical Channel Length of Conventional and LDD MOSFET's I. INTRODUCTION HE channel length is one of the most important parameters for MOSFET's. In addition to performance analysis and fabrication process control, the channel length plays a major role on device design and circuit simulation. The so-called channel length has two different definitions in literatures. One is the effective channel length (Le,), which represents the 'effective' channel region that can be strongly modulated by the gate bias, while the metallurgical channel length (L,e,t) is defined to be the distance between the metallurgical junctions of source and drain diffusions in the channel surface of a MOSFET, as illustrated in Fig. I(a) .
The extraction algorithms for effective channel length proposed in literatures were usually based on the resistance [ 11- [8] and capacitance [SI, [IO] measurements. In addition to the problems of parasitic capacitance, equipment with high resolution is required to measure the small intrinsic gate capacitance down to the order of femto farads. Therefore, the capacitance method is impractical for applications. Comparing with the capacitance methods, the extraction algorithms based on the resistance methods are much simpler. Based on the Manuscript received August 11, 1995; revised December 7, 1996. The review of this paper was arranged by Editor K. Tada. This work was supported by the National Science Council, Taiwan, ROC, under Contracts NSC85-2215-E-009-041 and NSC84-2215-E009-019.
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Publisher Item Identifier S 001 8-9383(96)04041-5. v s resistance measurements, the methods [ 11, [2] , [4] determined L,R in a high gate overdrive range, which are applicable for conventional MOSFETs; while the method presented in [8] used a low gate overdrive range for LDD MOSFET's. There is no definite method to determine the magnitude of gate overdrive.
In this paper, an analytic equation is derived to predict the correct gate overdrive in order to determine the unique Lmet from the extracted L,R for both conventional and LDD MOSFET's. In Section 11, a new extraction algorithm for the metallurgical channel length of MOSFET's is described.
Our new extraction algorithm is based on the resistance measurement, from which we can determine the effective channel-length reduction (AL,E). According to our analysis, the metallurgical channel-length reduction (AL,,,) can be determined from a wide range of gate-bias dependent A L e~. To improve the accuracy, the threshold-voltage correction is performed iteratively. In Section 111, the 2-D numerical analysis shows that the major deviation in extraction arises from the nonideal resistance distribution due to carrier redistribution. In addition, an analytic model is proposed to evaluate this phenomenon, and comparisons between 2-D numerical 0018 Note that each A L e~ at a given gate overdrive is deduced by its small gate overdrive interval, which is a constant within this small gate overdrive interval. Moreover, the extraction procedure described above needs to accurately determine the threshold voltages for all devices with different channel lengths Similarly, the effective channel mobility and the parasitic source/drain resistance are assumed to be constant within a small gate overdrive interval for all mask channel lengths. The extracted overall effective channel-length reduction ( ALrff) in ( 5 ) is gate-bias dependent [ [6] , and the detennination of the metallurgical channel-length reduction from the gate-bias dependent effective channel-length reduction will be the major emphasis of this paper. [8] . The major reasons for using these two guides will be described in details in the next section. Once ALmet has been determined, the parasitic sourceldrain resistance ( R p ) can be derived. Rp can be determined from (2) and is the value of RT when LM is equal to ALmet. Therefore, the definition of Rp is the total resistance outside the metallurgical junctions of source and drain diffusions. As mentioned above, for each gate overdrive there is a different Rp because RP is gate-bias dependent. Nevertheless, the key step in channel-length extraction is to accurately determine the threshold voltage of each device so that RT can be evaluated at the same gate overdrive [7] , [8] . With the improperly deduced threshold voltage, the extracted ALee will be far away from its exact value. Consequently, the threshold voltage must be determined accurately and carefully.
In our extraction method, the normalized current method is used to determine the threshold voltage. First, the longest channel-length device is chosen to ensure negligible shortchannel and parasitic source/drain resistance effects; and its threshold voltage is determined by the conventional maximum transconductance extrapolation method. The current at the extracted threshold voltage divided by the channel length is defined as the 'normalized current'. Next, this 'normalized current' multiplied by other shorter channel length is used to determine the threshold voltage of shorter device. However, the channel length of shorter device before determining its threshold voltage is unknown except that the mask channel length is known. Therefore, initially the mask length is used instead of the channel length. This is a good approximation in the case of L M >> ALmet and will produce serious errors for small L M . In addition, it is known that the parasitic source/drain resistance Rp may greatly reduce the drain current of short channel devices. To reduce the influence of ALmet and RP on the threshold-voltage determination, the 'iteration' method proposed in [8] is used. After extracting ALmet and Rp, from (2) we have where Ihs is the intrinsic drain current, which does not include the Rp effect. Therefore, we can determine VT from the extracted ALm,,t and (6), and further to extract ALmet. This process is repeated until the extracted V, and ALmet selfconsistently converge to their true values, as expressed by a flowchart shown in Fig. 2 .
NUMERICAL ANALYSIS AND ANALYTIC MODEL EVALUATION

A. Numerical Analysis
In the previous section, we have assumed that the MONS devices exhibit the ideal characteristics. The ideal resistance distribution is shown in Fig. 3 by the dashed line, in which and source-drain current [5] . Note that the area under the curve shown in Fig. 3 represents the resistance of a MOSFET.
For an ideal device, the parasitic source/drain resistance (the resistance outside the Lmet region) is a fixed value and is independent of gate overdrive, whereas the channel resistance (the resistance in the Lmet region) is proportional to the metallusgical channel length Lmet and is bias-dependent. The maximum dR/dx (signed S,,,) must be the same for all channel lengths at a given gate overdrive. This means that the deduced threshold voltage is accurate, i.e., all devices are operated at the same gate overdrive. From the ideal devices shown in Fig. 3 , the total resistance can be expressed as where R p = 2R,, + 2R,; R,, is the contact resistance, which is not shown in Fig. 3 ; R, is the resistance between sourceldrain contact and channel region, as shown in Fig. 3 .
In general, R,, is constant, while R, is bias-dependent.
Nevertheless, R,, and R, are all constants for the ideal characteristics. Now, Slope and Ycept in ( 5 ) can be obtained from (7): Slope = Smax and Ycept = RP -S m a x x ALmet.
According to (5), the channel-length reduction can be obtained
dsmax where Rcl and Rc2 are the areas indicated in Fig. 3 and are bias-dependent, which represent the difference of channel resistance between ideal and practical MOSFET's. On the other hand, the R, in the parasitic resistance R p is also dependent on gate overdrive for a practical device. Now, the total resistance of a practical MOSFET in (7) can be rewritten
where
( 1 1) Applying (3, the extracted channel-length reduction becomes (12) is equal to zero, the extracted AL,E will be equal to It is worth noting that ALmet in (11) and (12) is a constant, while AL, and dA/dSmax are bias-dependent. The resistances R,, Rcl and Rcz are all bias-dependent. Anyway, R,, Rcl and Rc2 cannot be extracted from the extraction algorithm as described in Section 11. Therefore, we compute these resistances from The resistances for a practical MOSFET device approximated by the simple geometrical shapes are also illustrated.
are similar for conventional and LDD MOSFET's. Hence, the curve of -(dR,1 + dR,a)/dS,,, in Fig. 4(b) is similar to that in Fig. 4(a) . Again, the sum of dA/dS,,, and ALeg is a constant. Apparent differences shown in this figure are AL,E and dA/dS,,,; unlike the LDD MOSFET's, AL,E and dA/dS,,, approach to 0.2 and 0 pm at higher gate overdrive, respectively.
From the 2-D numerical analysis for LDD and conventional MOSFET's mentioned above, the principle to choose ALmet from AL,g as described in the previous section has been given.
B. Analytic Model Evaluation
The resistance distribution of a typical MOSFET can be 1) Gate-controlled channel resistance, 2) Carrier diffusion related channel resistance, 3) Carrier diffusion related sourceldrain resistance, 4) Gate overlapped sourceldrain resistance, 5 ) Gate fringe field induced resistance, 6) Sourceldrain sheet resistance, 7) Contact resistance (not shown in Fig. 6 ).
divided into 7 components, as shown in Fig. 6 . They are:
The gate-controlled channel resistance locates at the center of the channel and is strongly modulated by the gate voltage. Components 2 and 3 come from carrier redistribution between sourceldrain region and channel region. Higher carrier concentration in sourceldrain region will diffuse to channel region where the carrier concentration is lower. This carrier redistribution decreases the channel resistance and increases the sourceldrain region resistance. Therefore, Component 2 is smaller than Therefore, dAldS,,, becomes
where R,, and R,1 can be approximated by the triangle areas shown in Fig. 5 where k3 is a constant, and we can evaluate S,,, from (17) simply by considering the channel resistance reduced by the built-in potential of the soul-ce/drain junction S,,, = ks(Vc:s -VT + VbJ1
( 1 8) where Vblp is the built-in potential in the channel side.
Substituting (15)- (18) into (14) and letting dA/dS,,, = 0, after some manipulations we have Fig. 7 . The adequate gate overdrive to determine for a fixed surface channel doping increases with the sourceldrain doping, because a larger gate overdrive is needed to accumulate the carrier density comparable to source/drain dopant concentration for heavily doped sourceldrain region, as shown in Fig. 4 , where the higher sourceldrain doping results in weaker modulation for gate overdrive on the sourceldrain region. On the other hand, the gate modulation in the channel region becomes difficult as the gate overdrive increases due to strong inversion. So, a larger gate overdrive for heavily doped sourceldrain is needed to have dA/dS,,, approaching to zero for extracting ALmet.
This also can be observed from (13), in which R,1 + Rc2 can be approximated by Wp(Smax -Sjun), as shown in Fig. 5 , where W, in (15) a:nd S , , , in (17) are independent of sourceldrain doping. Although Sj,, in (18) depends on sourceldrain doping through Vb;,-built-in potential in the channel side, it is a weak function of source/drain doping because source/drain doping is much higher than channel doping. Therefore, the gate modulation for R,1+ R,z is nearly the same for varied source/drain doping. However, 2R, N W,Sj,, strongly depends or1 sourceldrain doping through W, in (16), and this indicates that the gate modulation becomes weak when sourceldrain doping increases. In this situation, a weak gate modulation for R,l + R,z is needed to compensate it to let dAldS,,, = 0, which requires a higher gate overdrive. VT correction are shown.
On the other hand, the lower source/drain doping requires a lower gate overdrive to determine Lmrt.
For the channel concentration varies as large as two orders in magnitude, however, the adequate gate overdrive to determine ALmet does not show a large variation. This is convenient for our extraction algorithm, and we can determine ALmet without taking care of the channel doping. Moreover, the n-region doping for LDD devices is around 10" cmP3, and the adequate gate overdrive is about 1.5 V. For conventional devices, the gate overdrive must be large enough to about 5 V. Therefore, the principles for determining ALmet from AL,R are verified again. Simulation results from Fig. 4 and other cases are also marked in Fig. 7 , the results agree well with those using the analytic model evaluation. Therefore, the deduced range of gate overdrive is a useful reference for our extraction algorithm.
In general, the parasitic source/drain resistance extracted from the algorithm described in the previous section will be smaller than the exact value (if ALmet is correct). This can be observed from (lo), if we let LM = ALnlet, RT will be equal to 2R,, +2R, -RC1 -Rc2 and this value is smaller than Rp = 2R,, + 2R, by R,1 + Rc2. So, we can predict that the extracted Rp will deviate from its exact value, especially when the the gate overdrive is small and the deviation is extremely large (Fig. 9) . However, the extracted RP is very accurate at high gate overdrive.
I v . EXTRACTION RESULTS
The parameters given in our simulation are listed in Table  I for (Fig. 7) . The V , correction is not important because Rp of conventional device is small. For LDD devices without VT correction, A L e~ is always smaller than ALmet. After VT correction, A L e~ is equal to ALmet at a gate overdrive of about 1 V. The gate overdrive does not precisely agree with the analysis (Fig. 7) due to the assumptions of constant Rp and p, and the error is introduced in the extraction process. For convenience without losing the precision of ALmrt extraction, the maximum of AL,R is chosen to be ALnlet for LDD devices. On the contrary, we regard AL,s at high gate overdrive (e.g., 5 V) as ALmet for conventional devices. However, it is not adequate to choose a very high gate overdrive because S,,, The extracted and computed (from simulator) Rp are plotted in Fig. 9 . As indicated, the larger Rp values emphasize the importance of VT correction for LDD devices. For conventional devices, Rp at low gate overdrive is smaller than that at high gate overdrive. This is due to large RC1, Rc2 and small R, at low gate overdrive. However, for LDD devices, the behaviors of RC1 and Rc2 are similar to those of conventional devices, but R, is large enough to compensate R,1 and Rcz. So R p still increases: unlike the conventional devices, it decreases as the gate bias is reduced. Anyway, the extracted R p is always smaller than the computed results using a simulator at any gate overdrive for both devices, because we cannot evaluate RC1 and R,z.
To verify the validity of this extraction algorithm for various device structures, many cases are simulated by the SUMMOS. In addition to the previous case, other cases for different channel dopings, oxide thicknesses, lateral diffusion coefficients, contact resistances and AL,,, are examined. The parameters used and the extraction results are listed in Table  I1 for conventional and LDD devices. It is shown that fairly good agreements are obtained. Again, we find that the V, The conventional devices consisting of different oxide thicknesses and channel concentrations are fabricated, and the I-V characteristics are measured by HP-4145B. Applying our extraction algorithm to the I-V characteristics of these devices, the extraction results are listed in Table 111 . In Table 111 Table 111 . The discrepancy may be resulted from the nonuniform channel profile in the lateral direction due to the reverse short channel effect, which is more serious for heavy channel implantation [ 
141.
The test devices with the LDD structure are also fabricated and examined, as shown in Table 111 , in which a novel channellength extraction method using the charge pumping technique [ 151 is also performed. Comparing with our extraction results, it is shown that very good agreements are obtained.
V. CONCLUSION
A new extraction algorithm for the metallurgical channel length and the parasitic resistance of conventional and LDD MOSFET's is described. With our proposed technique, the errors induced by channel-length uncertainty and the effects of parasitic source/drain resistance on the threshold voltage are reduced. A 2-D numerical analysis is performed to analyze the factors affecting the effective channel length, and the ex-traction principles for A Lmet are proposed. The principles for extracting the metallurgical channel length deduced from the 2-D numerical analysis are also evaluated by a simple analytic model. Comparing with 2-D numerical analysis, the analytic model evaluation is proven to be a reasonable approximation.
The proposed extraction algorithm has been verified by the simulated I-V characteristics, and the error is within 0.01 pm. Moreover, the parasitic source/drain resistance is also extracted, and it is shown that smaller parasitic resistance at low gate overdrive is inevitable. Compared with the computation results, the extraction results are fairly accurate. Applying this extraction algorithm to the experimental devices and comparing with the results extracted by the charge pumping method, it is shown that very good agreements between these two methods are obtained.
